Part Number Hot Search : 
2520C OM6019SA SK2628 LBT07402 TDA3602 A2500 RF3512SB C4107
Product Description
Full Text Search
 

To Download HS-0547RH Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 tm file number 3544.3 hs-0546rh, HS-0547RH radiation hardened single 16/differential 8 channel cmos analog multiplexers with active overvoltage protection the hs-0546rh and HS-0547RH are radiation hardened analog multiplexers with active overvoltage protection and guaranteed r on matching. analog input levels may greatly exceed either power supply without damaging the device or disturbing the signal path of other channels. active protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. analog inputs can withstand constant 70v peak-to-peak levels with 15v supplies and digital inputs will sustain continuous faults up to 4v greater than either supply. in addition, signal sources are protected from short circuiting should multiplexer supply loss occur: each input presents 1k ? of resistance under this condition. these features make the hs-0546rh and HS-0547RH ideal for use in systems where the analog inputs originate from external equipment or separately powered circuitry. both devices are fabricated with 44v dielectrically isolated cmos technology. the hs-0546 is a 16 channel device and the hs-0547 is an 8 channel differential version. if input overvoltage protection is not needed, the hs-0506 and hs-0507 multiplexers are recommended. specifications for rad hard qml devices are controlled by the defense supply center in columbus (dscc). the smd numbers listed here must be used when ordering. detailed electrical specifications for these devices are contained in smd 5962-95693. a ?hot-link? is provided on our homepage for downloading. http://www.intersil.com features ? electrically screened to smd # 5962-95693  qml qualified per mil-prf-38535 requirements  gamma dose . . . . . . . . . . . . . . . . . . . . . . 1 x 10 4 rad(si)  no latch-up  no channel interaction during overvoltage  guaranteed r on matching  maximum power supply . . . . . . . . . . . . . . . . . . . . . . . 44v  break-before-make switch  analog signal range . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15v  access time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0 s applications  data acquisition systems  control systems  telemetry pinouts hs-0546rh gdip1-t28 (cerdip) or cdip2-t28 (sbdip) top view HS-0547RH gdip1-t28 (cerdip) or cdip2-t28 (sbdip) top view ordering information ordering number internal mkt. number temp. range ( o c) 5962d9569301v9a hs0-0546rh-q 25 5962d9569301vxa hs1-0546rh-q -55 to 125 5962d9569301vxc hs1b-0546rh-q -55 to 125 5962d9569302v9a hs0-0547rh-q 25 5962d9569302vxa hs1-0547rh-q -55 to 125 5962d9569302vxc hs1b-0547rh-q -55 to 125 v supply nc nc in 16 in 15 in 14 in 13 in 12 in 11 in 10 in 9 gnd v ref address a3 out in 8 in 7 in 6 in 5 in 3 in 1 enable address a0 address a1 address a0 -v supply in 4 in 2 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 +v supply out b nc in 8b in 7b in 6b in 5b in 4b in 3b in 2b in 1b gnd v ref nc out a in 8a in 7a in 6a in 5a in 3a in 1a enable address a0 address a1 address a2 -v supply in 4a in 2a 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 data sheet august 2001 tle - 6r s- 7r - ia- d- le if- n- 8 n- os - ti- - ve r- - ec- ) tho - caution: these devices are sensitive to electrostatic discharge; follow proper ic handling procedures. 1-888-intersil or 321-724-7143 | intersil and design is a trademark of intersil americas inc. copyright ? intersil americas inc. 2001, all rights reserved
2 functional diagrams hs-0546rh HS-0547RH ? digital input over- clamp and signal isolation voltage 5v ref ???? driver decoder/ 1k 1k 1k in1 in2 in16 a1 a2 a3 en out protection ? a0 level shift vref ? ?? a1 a2 en ? a0 vref in1b level shift over- clamp and signal isolation voltage 5v ref 1k 1k 1k in1a in8a in8b out a driver decoder/ out b ? digital input protection hs-0546rh truth table a3 a2 a1 a0 en ?on? channel xxxxl none llllh 1 lllhh 2 llhlh 3 l lhhh 4 lhllh 5 lhlhh 6 lhhlh 7 lhhhh 8 hlllh 9 hllhh 10 hlhlh 11 hlhhh 12 hhl lh 13 hhlhh 14 hhhlh 15 hhhhh 16 HS-0547RH truth table a2 a1 a0 en ?on? channel pair xxxl none lllh 1 llhh 2 lhlh 3 lhhh 4 hllh 5 hlhh 6 hhlh 7 hhhh 8 hs-0546rh, HS-0547RH
3 switching waveforms figure 1. access time figure 2. break-before-make delay (topen) figure 3. enable delay ton(en), toff(en) address drive (va) output a vah = 4.0 0v -10v -8v +10v 50% ta en vah out in 1 10k in 16 in 2 thru in 15 gnd va a3 a2 a1 vout a0 10v 10v 200ns/div va input 2v/div. output a 5v/div. ch1 on ch16 on 50% 0v address drive (va) 50% vah = 4.0 topen output vah out +5v in 1 1k in 16 in 2 thru in 15 gnd va vout en a3 a1 a0 a2 va input 2v/div. output 1v/div. 100ns/div 0v output 50% 90% 90% vah = 4.0 ton(en) (en) toff +10v in 2 thru in 16 gnd out in 1 1k va en a3 a2 a1 a0 output 4v/div. 100ns/div ch1 off ch1 on hs-0546rh, HS-0547RH
4 schematic diagrams figure 4. address input buffer and level shifter figure 5. address decoder figure 6. multiplex switch n n n v- n p v+ n p n p p p level shifter add in. 200 ? v- v+ d1 d2 r1 n n n n p ppp r5 r6 r7 r8 r2 r3 r4 overvoltage protection v+ r10 r9 q1 q4 d3 ttl reference circuit level shifted address to decode p level shifted address to decode +v enable pppp p p nnn n n n a0 or a 0 a1 or a 1 a2 or a 2 to p-channel device of the switch pair to n-channel device of the switch pair v- d6 d7 d4 d5 v out in r11 1k from decode from decode overvoltage protection v+ q6 n n n q5 p p hs-0546rh, HS-0547RH
5 irradiation circuit burn-in/life test circuits dynamic and life test notes: 1. the dynamic test circuit is utilized for all life testing. 2. v1 = +15v minimum, +16v maximum. 3. v2 = -15v maximum, -16v minimum. 4. r1, r2 = 10k ? , 5%, 1/4 or 1/2w (per socket). 5. c1, c2 = 0.01 f minimum (per socket) or 0.1 f minimum (per row). 6. d1, d2 = 1n4002 or equivalent (per board). 7. f0 = 100khz, 10%; f1 = f0/2; f2 = f1/2; f3 = f2/2; f4 = f3/2 40% - 60% duty cycle; vil = 0.8v maximum; vih = 4.0v minimum. static notes: 8. v1 = + 5v minimum, + 6v maximum. 9. v2 = + 15v minimum, + 16v maximum. 10. v3 = -15v maximum, -16v minimum. 11. r1, r2 = 10k ? , 5%, 1/4 or 1/2w (per socket). 12. c1, c2 = 0.01 f minimum (per socket) or 0.1 f minimum (per row). 13. d1, d2 = 1n4002 or equivalent (per board). 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 d2 c2 v2 r2 r1 d1 c1 f3 v1 f4 f0 f1 f2 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 d2 c2 v3 r2 r1 d1 c1 v2 v1 28 27 26 25 24 23 22 21 20 19 18 17 16 15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 10k ? +15v +1v +5v nc -15v 10k ? hs-0546rh, HS-0547RH
6 all intersil semiconductor products are manufactured, assembled and tested under iso9000 quality systems certification. intersil semiconductor products are sold by description only. intersil corporation reserves the right to make changes in circui t design and/or specifications at any time with- out notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furn ished by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see web site http://www.intersil.com die characteristics die dimensions: 83.9 mils x 159 mils x 19 mils interface materials: glassivation: type: nitride thickness: 7k ? 0.7k ? top metallization: type: al thickness: 16k ? 2k ? substrate: cmos, di assembly related information: substrate potential: unbiased (di) additional information: worst case current density: 1.4 x 10 5 a/cm 2 transistor count: hs-0546 - 485 hs-0547 - 485 metallization mask layout hs-0546rh HS-0547RH en a1 a0 a3 a2 v ref gnd in 9 in 10 in 11 in 12 in 13 in 14 in 15 in 16 in 1 in 2 in 3 in 4 in 5 in 6 in 7 in 8 -v out +v nc en a1 a0 nc a2 v ref gnd in 1b in 2b in 3b in 4b in 5b in 6b in 7b in 8b in 1a in 2a in 3a in 4a in 5a in 6a in 7a in 8a -v out a +v out b hs-0546rh, HS-0547RH


▲Up To Search▲   

 
Price & Availability of HS-0547RH

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X